Your browser does not support javascript! Please enable it, otherwise web will not work for you.

ASIC Engineering Manager @ Meta

Home > Hardware

 ASIC Engineering Manager

Job Description

Meta is seeking an Application-Specific Integrated Circuit (ASIC) Design Engineering Manager to lead our team in developing processing blocks for a System-on-Chip (SOC). As a key leader, you will drive Register-Transfer Level (RTL) design planning and execution, foster innovative methodologies, and manage IP design and SOC integration. You will collaborate closely with cross-functional teams, including Architecture, Software/Firmware, Verification, Modeling, Emulation, and Post-Silicon Validation, to shape silicon architecture and micro-architecture development.
ASIC Engineering Manager Responsibilities
  • Lead an ASIC design team, managing Register-Transfer Level (RTL) design planning and execution, innovative methodology development, u-Arch, IP design, and SOC integration
  • Collaborate with Architecture, Software/Firmware, Design, Modelling, Emulation, and Post-Silicon Validation teams to drive silicon architecture and interface development
  • Partner with cross-functional teams (executives, managers, individual contributors) to achieve corporate objectives
  • Contribute to and drive the overall silicon strategy aligned with the corporations Long Range Plan objectives
  • Collaborate with IP development teams to identify, select, and license soft and hard IP
  • Build, lead, and support a team of ASIC engineers through strategic hiring, training, and guidance to ensure on-time and on-budget product delivery
  • Analyze and audit statements of works (SOWs) from vendors, supporting documentation, and requirements sets to meet internal customer needs
  • Support engineering teams in defining, debugging, implementing, and delivering total solutions around purpose-built ASICs
  • Establish and maintain Key Performance Indicators (KPI) for areas of responsibility
  • Partner with technical program management and supply chain team members to manage external development partners, suppliers, and vendors
Minimum Qualifications
  • B.S. degree in Computer Engineering, Electrical Engineering, or a relevant technical field (or equivalent practical experience)
  • 8+ years of ASIC/SoC RTL design experience
  • 3+ years of People Management experience
  • In-depth understanding of RTL design tools, including Synopsys DC compiler, Cadence LEC, and Spyglass
  • Proven track record of first-pass success in ASIC Development
  • Experience managing multiple projects, prioritizing tasks, and collaborating with stakeholders
  • Prior experience with interpreting functional specs and create comprehensive u-Architectures
Preferred Qualifications
  • End to end SOC execution experience
  • Hands-on RTL coding experience
  • Post silicon support experience
  • Understanding of high speed protocols like Ethernet/PCIe/USB
.
.

Job Classification

Industry: Internet
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Hardware Engineering Manager
Employement Type: Full time

Contact Details:

Company: Meta
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Supply chain ASIC USB SOC RTL coding Ethernet Debugging PCIE Firmware Auditing

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

ASIC Engineer, Design Verification

  • Meta
  • 3 - 7 years
  • Bengaluru
  • 1 month ago
₹ Not Disclosed

Asic Verification Engineer

  • VMware
  • 8 - 13 years
  • Bengaluru
  • 2 mths ago
₹ Not Disclosed

Asic Verification Engineer

  • VMware
  • 8 - 13 years
  • Bengaluru
  • 2 mths ago
₹ Not Disclosed

Meta

\n\n Classified as an Upper-Layer NBFC by the RBI pursuant to Scale Based Regulations, Bajaj Housing Finance Limited (BHFL) is a subsidiary of Bajaj Finance Limited one of the most diversified NBFCs in the Indian market, catering to more than 92.09 million customers across the country. Headquartered...