Excellent opportunity For Senior Design Verification Engineers & Leads @ Capgemini

Home > Engineering

Excellent opportunity For Senior Design Verification Engineers & Leads

Capgemini
5 - 10 years
Hyderabad
28 days ago
Email to a friend
Report this job

Job Description

Job Description:

Location: Bangalore, Hyderabad & Chennai

5-14years of experience in verification & Soc & System verilog,UVM
You will be part of the team verifying IPs and SoCs leading to first Si success.
Manage and lead a team of Verification engineers
IP verification is coverage driven using latest industry standard methodologies and HVLs.
Work involves defining verification strategy, writing test plans, developing efficient test benches and test cases.
Code coverage, Functional coverage and assertions are desired.
ARM based SoC verification experience is an added advantage.
Proficiency in one scripting language like Perl, C++, Python, Unix Make, Unix Shell Scripts etc. is a great plus.
Multiple positions with emphasis on AMS and Power aware verification.

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Production, Manufacturing & Engineering
Role Category: Engineering
Role: Engineering - Other
Employement Type: Full time

Contact Details:

Company: Capgemini
Location(s): Hyderabad

+ View Contact

Login

Candidates can login here to view contacts and apply.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach Resume Max 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Candidates are expected to provide most recent and accurate profile information, inappropriate content is strictly prohibited!

Keyskills: SOC Verification ARM UVM System Verilog

Fraud Alert to job seekers!

₹ 50,000-3 Lacs P.A

Job application

We will notify the employer with your details. You can also attach a resume or a cover letter.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach ResumeMax 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Similar positions

Junior Executive - Testing Commissioning & Warranty

Hitachi

2 - 4 years

Mumbai

21 days ago

₹ 6-8 Lacs P.A.

Mep Design Engineer/manager (ff Phe /elv)

Tata Projects

7 - 12 years

Mumbai

1 day ago

₹ Not Disclosed

Mechanical Design Engineer

Takachar

1 - 6 years

Delhi, NCR

2 days ago

₹ Not Disclosed

Design Engineer

Disha

0 - 1 years

Pune

2 days ago

₹ 2-3.5 Lacs P.A.

Capgemini

Capgemini Invent

Excellent opportunity For Senior Design Verification Engineers & Leads @ Capgemini

Home > Engineering